Site Overlay


74L00 – Find the PDF Datasheet, Specifications, OEM and Distributor Information. Cross Reference Powered by Datasheets 74LS00, 74LS00 Datasheet, 74LS00 Quad 2-Input NAND Gate, buy 74LS00, 74LS00 ic. Rev. 7 — 25 November Product data sheet. Table 1. Ordering information. Type number Package. Temperature range Name. Description. Version.

Author: Tojazuru Vudorr
Country: Yemen
Language: English (Spanish)
Genre: Music
Published (Last): 3 December 2007
Pages: 106
PDF File Size: 7.25 Mb
ePub File Size: 14.61 Mb
ISBN: 390-4-38948-193-5
Downloads: 82778
Price: Free* [*Free Regsitration Required]
Uploader: Vudohn

Except in cases where the fastest speed is an essential requirement of a design, CMOS gate arrays will be the dominant technology for random logic hardware in the next decade. Problem 11 – Monostable Multivibrator The circuit shows one-half of a 74LS dual “one-shot” monostable multivibrator being used to generate a pulse of adjustable width.


7400 / 74xxx TTL Series ICs

The idea will remind you of an analog differential amplifier. When a CMOS inverter switches, there is a brief time when charge can flow through both transistors. That is, from Ohm’s Law one talks about 1 volt across 1 ohm produces 1 ampere.

Data sheets for a chip list ICCsupply current for a chip with the understanding of no load on the output pins. Also shown in Figure 6. The removal of stored charge from a capacitor through a resistance to “ground” takes time, in the same way that emptying a bathtub through the drain takes time. How many chips would it take to [change a light bulb?

The CMOS process is applied widely to memories, microprocessors and gate arrays-the kinds of “LSI” chips not generally considered in a particular logic family. Draw the input and output waveforms timing diagram. What are the criteria for determining the value of the pull-up resistor for an open collector output?

(PDF) 74L00 Datasheet download

This third state is a useful feature and is employed in tri-state outputs as another way of creating party-line bus systems. What is the minimum and maximum frequency of oscillation? What is the smallest value of R such that the output is still LO? We see what virtues the survivors possess-chief among these are fast switching speed, low power consumption, high packing density and reasonable cost per gate.


We include a time parameter in the power formula as a reminder that power can be an instantaneous quality. Again we see our splitter diagram on the left, mimicked on the right by two MOS transistors, one p-channel, the other n-channel complementary to each other. To a certain approximation the base-emitter junction of a transistor acts like a capacitor. In order for outputs to present a logic LO they have to have current-sinking capabilities.

By reducing the “channel length. In other words, when Q3 is closed, Q4 is open. A designer will no longer leaf through a data book looking for a chip which does some of what he or she wants; rather the designer will layout and simulate with software his or her ideas for a design, then program a general-purpose chip to implement those those needs.

In a densely packed integrated circuit, with thin interconnection wires mmsome gates may see power supply voltages and signals which have been contaminated by noise.

The “C” in CMOS stands for complementary, in regard to the “doping” of the two transistors which make up the “totem pole” output. But most delay in switching circuits is due to the time it takes charges stored in one place to move to another. GaAs is a semiconductor with higher mobility. Below the formula for power in terms of current and voltage is developed. The junction capacitance must be charged or discharged to or satasheet 0. Use a 1K potentiometer to supply a variable input voltage.

Series TTL ICs.

Designers of electronic logic gates IC’s fight with the tendency of switching circuits to use more power the faster they switch. Complex electronic circuits for high volume production are produced today using Dtaasheet application specific ICs compiled entirely using a computer-aided design CAD system.


The designer may have to search for minimum and maximum delays.

The voltage at the output pin is indeterminate and is said to be floating. These books describe the 10K logic family.

At any time, only one of the two switches is closed while the other is open. Electrostatic-not heat- damage to CMOS can cause a filament of metal to blast through a junction, and thereby produce a local short circuit.

When base current stops flowing the transistor will still allow IC to pass through the base, to the emitter, as electron “minority carriers” in npn so long as “majority” charge is stored in the base.

Families can be characterized by the relationship between propagation-delay and power. What is meant by tri-state or 3-state outputs?

CMOS memory chips with 64 million transistors have been fabricated. Small- and medium-scale integrated circuits in the form of gates and flip flops from logic families then become “glue” in the service of the large chips, providing specialized interface capabilities. Why the concern about power consumption? Does this input constitute a logic LO or logic HI input?

This is called the high impedance or Hi-Z state. Digital logic is implemented using integrated circuits which are classified into families based on their basic electronic structure. The marketplace has provided an environment for a struggle between different versions of logic chips. Power can either be generated or consumed by a system. Both a variable and its complement are available as chip outputs.